Abstract-Droop control has been widely applied in dc microgrids (MGs) due to its inherent modularity and ease of implementation. Among the different droop control methods that can be adopted in dc MGs, two options have been considered in this paper: I-V and V-I droop. I-V droop controls the dc current depending on the dc voltage while V-I droop regulates the dc voltage based on the output current. The paper proposes a comparative study of V-I/I-V droop control approaches in dc MGs focusing on steady-state power-sharing performance and stability. The paper presents the control scheme for current-mode (I-V droop) and voltage-mode (V-I droop) systems, derives the corresponding output impedance of the source subsystem, including converters dynamics, and analyzes the stability of the power system when supplying constant power loads. The paper first investigates the impact on stability of the key parameters including droop gains, local control loop dynamics, and number of sources and then performs a comparison between current-mode and voltage-mode systems in terms of stability. In addition, a generalized analytical impedance model of a multisource, multiload power system is presented to investigate stability in a more realistic scenario. For this purpose, the paper proposes the concept of "global droop gain" as an important factor to determine the stability behaviour of a parallel sources based dc system. The theoretical analysis has been validated with experimental results from a laboratory-scale dc MG.
I. INTRODUCTION

I
N the past decade, increased awareness of limited energy resources has driven a considerable effort toward the integration of renewable distributed generators (DGs) such as wind turbines and photovoltaic and energy storage devices into the ac distribution system. At the same time, dc microgrids (MGs) have been successfully used in automotive, high-speed rail, and aerospace applications [1] , [2] , due to the rapid growth of power electronics technology. The extension of dc systems to power distribution, including residential networks, has been often envisioned [3] , [4] . Many renewable sources of electrical energy are inherently dc (photovoltaic, fuel cells, and energy storage) and also most of the loads are dc based. A dc architecture would therefore reduce the number of power conversion stages, leading to a simpler structure with lower cost, higher efficiency, and absence of reactive power compensation [5] - [9] .
Typical loads in a dc MG include voltage-controlled dc-dc converters and speed-controlled motor drives, which behave like constant power loads (CPLs) [10] . The negative incremental impedance shown by CPLs can undermine the stability of the dc MG [11] - [13] , and their impact must be carefully considered during the design stage.
A dc MG architecture can also incorporate the parallel operation of multiple, dissimilar electrical energy sources. The expected benefits of using parallel energy sources include reduction of the total weight of the main generators, convenient integration of energy storage devices, and improvements in power system redundancy. Existing control methods that guarantee power sharing can be divided into two categories: active load sharing and passive load sharing [15] , [16] . For active load sharing schemes, three approaches are popular: master-slave (MS) control [17] , [18] , centralized control [19] , and average current control [20] . The common drawback of these approaches is the need for a communication infrastructure linking the parallel modules. System reliability strictly depends on the reliability of the communication system. In addition, in the MS and centralized approaches, a failure in the master or central controller will lead to system failure. On the other hand, most of the recent research is focused on passive load sharing (decentralized control method), for example, droop control [21] , [22] . In decentralized control methods, parallel modules operate independently using local measurements. Since no critical communication link is needed, system cost is reduced and reliability is improved. The basic concept of droop control is implemented by adding a "virtual resistance" into the existing local voltage controllers, enabling parallel operation. Due to its modularity and reliability, droop control has been successfully applied in dc systems [23] - [26] .
Existing droop control methods for voltage-source converters (VSCs) based dc MGs implement the basic concept of droop in different ways and can be grouped in two families: current-/power-mode droop, including current-voltage (I-V) and power-voltage (P-V) strategies, and voltage-mode droop, including V-I and V-P strategies [27] . The I-V and P-V droop methods are shown in Fig. 1(a) and (b) [28] - [31] . In the implementation of these control methods, the dc voltage is measured and the injected current/power is controlled according to the droop curve. Alternatively, in the V-I and V-P methods shown in Fig. 1(c) and (d), current or power is measured and the dc voltage is regulated accordingly [32] , [33] .
In [35] , I-V and P-V demonstrated similar performance, and for this reason, only I-V droop is considered in this paper as a representative of the current-/power-mode strategies. For current-mode droop control, the effect of the passive components (dc-link capacitor and feeder impedance) and the power of CPLs on the stability margin have been investigated in [36] and [37] . It is known that the stability margin increases with an increase of dc-link capacitance, decrease in feeder inductance, and decrease in load power. Nevertheless, the effect of local control bandwidth and droop gains on stability has not been fully investigated.
Similarly, only V-I droop is investigated within the voltagemode methods [33] , [34] . A hierarchical control scheme using V-I droop characteristics for a parallel ac-dc converterinterfaced hybrid MG is presented in [33] . Within [33] , the effect of the delay between secondary control (voltage restoration) and primary control (local dc voltage) on system stability is investigated. However, the effect of local control bandwidth and droop gains on stability is not fully assessed. Stability of a low-voltage dc system is studied, including the cable effects in [34] . In that paper, the sufficient condition for stable operation is discussed but the impact of different droop methods is not considered.
In VSC-based dc MGs, systems using different droop approaches (current/power mode or voltage mode) may show different stability boundaries. However, until now, there are no reports dealing with the performance comparison of the current-mode versus voltage-mode droop-controlled systems in terms of stability. To fill this gap, this paper presents a comparison of steady-state power-sharing performance and stability of these two droop strategies applied to a multisource dc MG. The main contributions of the paper can be summarized as follows:
1) The effect of droop gain and local control bandwidth on system stability is investigated with a comparative approach. Moreover, state-space models and impedance models of both droop control strategies are presented and a stability analysis comparison is conducted. It will be shown in this paper that the current-mode droopcontrolled system faces instability challenges under small droop gain whist the voltage-mode system can operate over a wider range of droop gain. 2) Global droop gain, an important factor to facilitate the analysis of main bus V-I characteristic, is proposed in the paper and its impact on system stability is investigated in a generalized multiple source multiple load dc MG. The paper is organized as follows. In Section II, different droop control schemes are shown and the corresponding control block diagrams are developed. Section III discusses the source impedances during single-source operation for each droop control approach and compares the corresponding stability boundary in terms of droop gain and local control bandwidth. In Section IV, the impedance model of the generalized system consisting of multiple sources and loads is derived and the comparative stability analysis is conducted by means of Nyquist contours for parallel operation. Section V shows the experimental results to validate the theoretical analysis. Finally, the main conclusions are summarized in Section VI.
II. CURRENT-MODE (I-V) AND VOLTAGE-MODE (V-I) DROOP
CONTROL STRATEGIES Fig. 2 shows the equivalent circuit of a single bus dc MG with multiple sources and loads. The main dc bus is fed by two-level, three-phase active rectifiers AR 1 − AR n powered by sources G 1 − G n (local generators or ac grid). C 1 − C n correspond to the local converter output capacitors (local buses), and C b is a common capacitor bank installed on the main 270 V dc bus. This architecture is based on a potential dc power system in future more electric aircraft [38] , which can be considered as a challenging case of dc MGs in islanding mode. Typical loads in the system consist of tightly controlled dc/dc converters, motor drives, and resistive loads. The basic vector control scheme for the VSC is shown in Fig. 3 .
Depending on the dc control strategy, the converter can be operated either in the current mode or voltage mode [27] . The current-mode droop control scheme is shown in Fig. 4(b) , with the current reference derived from the I-V droop characteristic in Fig. 4(a) , based on the dc voltage measurement as shown
where V o is the nominal bus voltage (270 V), k is the droop gain, V dc is the dc voltage measurement, and I dc * is the generated dc current reference.
The control scheme for voltage-mode droop-controlled VSC is shown in Fig. 5(b) . As expressed in (2), the dc voltage reference is generated according to the branch output dc current using the V-I droop characteristic shown in Fig. 5 (a)
A. Power-Sharing Performance
For current-mode systems, I dc * can be generated by measuring either the local output voltage V i (local voltage feedback, Current sharing in steady state among the parallel branches for LVF and GVF can be derived in (3) [27] local current injected by each parallel module. Current sharing in steady state can be derived as
Equation (4) shows how the voltage-mode droop is affected by cable resistance. A comparison of the steady-state powersharing performance of the three methods is reported in Table I . The GVF approach can provide accurate current sharing among parallel modules while the accuracy of the LVF approach is compromised by the cable resistance that changes with environmental conditions. The GVF approach can attenuate the effect of cable impedance and improve the power-sharing accuracy compared to LVF, as discussed in [27] , which neglects the measurement error found in practical systems. Fig. 7 shows the equivalent control block diagram for the current-mode droop control scheme. The output of the voltage droop controller is the dc current reference (i dc * ) and the dc current is regulated by a PI controller G I d c . Since the inner current loop is much faster than the outer loop, it can be simplified by a first-order lag G cc (s)
B. Control Schemes and Small Signal Modeling
1) Current-Mode Droop Control Scheme:
Using the amplitude invariant transformation, the active power can be expressed in the dq frame as
where v d and v q are the converter terminal voltages in the dq frame and i d and i q are the ac currents. Using the classical vector control in the dq frame, the d-axis and q-axis stator voltages yield
where e dq is the point of common coupling (PCC) bus voltage, R s is the stator resistance, ω e is the grid frequency in rad/s, and L S is the ac side inductance. In this paper, the q-axis is used to regulate the active power. Thus, e d is controlled to be zero and e q is the magnitude of the phase voltage vector. According to (7) , the linearized q-axis voltage v q can be expressed as
Assuming the reactive power component equals zero (i d = 0), (6) can be linearized about an operating point (indicated with the subscript "o")
By substituting (8) into (9), the active power perturbation can be written as Fig. 8 shows the linearized control block diagram for the current-mode droop-controlled system. The control-to-output (Δi dc to Δi q * ) G P C can be expressed as
The I dc control dynamics can be mathematically expressed as (12) at the bottom of the next page. where k p d c and k i d c are the PI control parameters for the I dc controller G I dc (s).
Due to the term (L s i qo s + R s i qo + v qo ) in the control-tooutput transfer function (i qo is negative and v qo is positive at the operating point), a positive right half plane (RHP) zero exists in the I dc control loop (G D y C M ), which can be expressed as
This RHP zero will pose some challenges to system stability, as will be discussed in Section III. Considering the dc-bus voltage dynamics, the relationship between dc current and voltage perturbation can be written as
In the Laplace domain, (14) can be rewritten as
The overall closed-loop transfer function of the V dc droop control yields
Substituting (12) into (16), the closed-loop transfer function of V dc loop for the current-mode droop-controlled system is expressed as follows:
It can be inferred from (17) shown at the bottom of the page, that the droop gain will not only affect the steady-state voltage deviation but also influence the voltage loop bandwidth.
2) Voltage-Mode Droop Control Scheme: Fig. 9 shows the control block diagram for the voltage-mode droop-controlled system. Linearizing the system around the equilibrium point, as shown in Fig. 10 , the control-to-output (Δv dc to Δi q * ) transfer function G p V (s) yields
It can be observed that a faster bandwidth within the V dc control will challenge stability due to the RHP zero in (18) . In comparison with the current-mode droop control diagram, a small droop gain k applied to the voltage-mode droop does not 
III. STABILITY ANALYSIS OF SINGLE-SOURCE OPERATION
Before considering the parallel configuration, the impedance and stability properties of the two droop techniques will be investigated within a single source scenario. The system can be represented in a cascaded way: source converter subsystem and load converter subsystem. Assuming that the source converter and load converter are individually stable, when the output impedance of the source converter Z S is less than the input impedance of the load converter Z L over the entire frequency range, the stability of the cascaded system can be guaranteed based on the Middlebrook's criterion [39] . However, it has been shown that the previously proposed understanding of the minor loop gain (impedance ratio Z S /Z L ) is sometimes incorrect [40] , [41] . If the source converter is controlled as a voltage source, the impedance ratio should be Z S /Z L , but if the source converter is controlled as a current source, the impedance ratio should be Z S /Z L . In general, the impedance on the numerator has to be the internal impedance of the subsystem containing the voltage source or sink, and the impedance on the denominator has to be the internal impedance of the subsystem containing the current source or sink [42] , [43] . In addition, the voltage-source or current-source should also be an independent source and should not be related to other variables (controlled source). For the current-mode droop-controlled system as shown in Fig. 4 , the dc current reference is still dependent on the voltage and the control target is to regulate the dc terminal voltage in proportion to the load (see Fig. 7 ). Hence, the minor loop gain for the current-mode approach should still be Z S /Z L when using the impedance-based approach [44] , [45] .
A. Impedance Analysis
The equivalent circuits for the current-mode and voltagemode droop-controlled systems, including the droop equations and the local control dynamics, are shown in Figs. 11 and 12, respectively. The parasitic capacitance of the cable is much smaller than bus capacitor (C b ) and local capacitor (C i ), and it can be included in the converter dc side capacitances. Thus, the cabling is represented by series R-L branches (R 1 , L 1 ). As discussed in [46] and [47] , a linearized CPL can be approximately expressed by a negative impedance (−R CPL ) in parallel with a current source (I CPL ).
where P CPL is the absorbing power of the CPL and Z L is the input impedance of the CPL. According to the equivalent linearized circuits shown in Figs. 11 and 12, the source impedances for different droop approaches can be derived as (21) shown at the bottom of the next page, G D y C M and G D y V M are the dc current and dc voltage control dynamics for the current-mode (see (12) ) and voltage-mode [see (19) ], droop-controlled systems, respectively. Using the parameter values listed in Table II , the Bode diagrams of the LVF and GVF source impedances, as shown in Fig. 13 , indicate that the stability characteristics for LVF and GVF are quite similar. In comparison to the GVF approach, LVF is not an accurate solution for power-sharing performance. However, its control scheme can be implemented using only local measurements. For the GVF approach, the main bus voltage needs to be measured, i.e., an extra voltage sensor and additional communication links between the common bus and the individual parallel modules would be required within a large dc MG. This would compromise the modular, decentralized feature of droop control. Hence, the LVF method is selected as a representative of the current-mode droop control approach within this paper. A comparative stability analysis using the current-mode and voltage-mode approach will be presented in the following subsection.
B. Effect of Local Control Bandwidth
In the current-mode droop-controlled system, there are three control loops, i.e., voltage droop control, I dc control loop, and the inner current loop. If the second loop, the I dc control loop, is simplified to be a first-order system with bandwidth ω I d c , the voltage loop can be rewritten as (22) shown at the bottom of the page.
It can be inferred from (22) that decreasing the droop gain, k 1 increases the voltage-loop bandwidth for the current-mode droop-controlled system. Using the Routh-Herwitz stability criterion, in order to ensure stability the simplified dc current-loop bandwidth ω I dc should satisfy
Fig. 14 shows the source impedance of the current-mode system with different Idc control bandwidth. A tightly regulated 3 kW buck converter can be utilized as an example of a CPL [50] , the input impedance of the buck converter (load impedance ZL) is also shown to see the interaction between the source and load subsystem. Slow I dc control dynamics (5 Hz bandwidth) will challenge the stability since the magnitude of source impedance hits the load impedance at around 3 Hz while the phase discrepancy between source and load impedance exceeds 180°. Increasing the I dc control bandwidth can attenuate the peak magnitude of the source impedance and consequently enlarge the stability margin. However, it should be noted that the RHP zero shown in (12) could impose severe stability limitations, including high gain instability and restricted closed-loop bandwidth [51] . It can be seen that the RHP zero migrates closer to the origin and results in strict limitations on the feasible bandwidth of the dc current loop. According to [51] , the feasible bandwidth should be limited to approximately
Normally, the dc current loop bandwidth cannot exceed the upper limit due to the cascaded control structure.
The voltage-mode droop-controlled system consists of two loops: the V dc control loop and the inner current loop, as shown in Fig. 9 . Droop control is implemented as a feedforward link. It can be seen in Fig. 15 that with a 5 Hz V dc control bandwidth the source impedance magnitude hits the load impedance and the phase discrepancy is larger than 180º, indicating that the system is unstable. With a higher control bandwidth (10 or 20 Hz), the magnitude of the source impedance is always lower than the load impedance. Therefore, it shows that the system stability is guaranteed when the V dc control bandwidth is increased to 10 or 20 Hz. Alternatively, as can be seen from (18) , the RHP zero in the plant implies that the stability margin will reduce with increased gain in the V dc controller.
C. Effect of Droop Coefficient 1) Equilibrium Point-Upper Limit:
It is known that a larger droop coefficient will cause more voltage deviation [52] , and therefore, the system needs to be designed carefully in order to ensure the equilibrium point is achievable according to the load power. As shown in Fig. 16 , the V-I characteristic can be expressed as
For the load side, a CPL creates a hyperbolic line which can be expressed as
where P CPL is the power of the CPL and I o is the load current. The cascaded system can operate normally only if the two curves have an intersection point (equilibrium point). The stable equilibrium point can be derived as follows: Fig. 16(a) shows that a larger droop constant will cause bigger bus voltage deviation and can even result in there being no intersection point between the source curve and CPL curve (for example the k 3 curve). As a consequence, no steady-state solution can be found, leading to instability. Using (27) , the maximum droop gain can be derived as
2) Source and Load Impedance Interaction-Upper Limit: The droop coefficient will also influence the source and load impedance and consequently affect the system stability. For the current-mode droop approach, the Bode diagram of the impact of droop coefficient variation on the source and load impedance using current-mode droop control is shown in Fig. 17 . With an increase in the droop coefficient, it can be seen that the source impedance magnitude increases (especially at low frequencies). The dc-bus voltage will reduce and as a result, the magnitude of the load impedance will decrease according to (20) [see Fig. 17(b) ]. Overall, the system stability margin shrinks with increased droop gain.
The Bode plot of the source/load impedance in the voltagemode droop-controlled system is shown in Fig. 18 . Similarly to the current-mode droop-controlled system, the source impedance magnitude in the low-frequency range also increases with an increase in the droop gain while the load impedance magnitude decreases. Therefore, the stability of the voltagemode droop-controlled system is also degraded with an increased value of the droop coefficient. However, it is worth noting that in contrast with the current-mode approach, the frequency peak within the voltage-mode approach is quite similar under different droop gains and the peak can be attenuated by increasing the voltage loop bandwidth (see Fig. 15 ).
In summary, the upper boundary of the droop gain is limited by two factors: available equilibrium point and source/load impedance interaction. In other words, the upper threshold value of the droop gain has to be set in order to ensure the steadystate operating point is achievable, according to the specific system loads, and in order to avoid interaction of the source/load impedance.
3) Nonminimum Phase Property-Lower Limit: For the current-mode droop approach, decreasing the droop gain k reduces the steady-state dc voltage error and increases the voltage-loop bandwidth. However, this also reduces the damping and robustness of the system, leading to a lower boundary for the droop gain. This effect can be explained from the standpoint of control design. Droop control is effectively a proportional controller. As shown in Fig. 8 , the inverse of the droop gain can be regarded as the proportional gain of the dc voltage controller. Following the discussion in Section II-B, due to the presence of the RHP zero in G D y C M , a high proportional gain (inverse of droop gain 1/k) will push the nonminimum phase system to instability. This instability is because some of the system eigenvalues will be in the RHP if the inverse of droop gain (1/k) increases over a threshold value. Fig. 19 shows the root contour with respect to the proportional gain (1/k), demonstrating that the system is unstable when the inverse of droop gain 1/k is higher than 40 (k is lower than 1/40).
A distinct characteristic of the voltage-mode droop approach is that the droop gain lies in a feedforward term, as discussed in Section II-B. Hence, a small droop gain k does not deteriorate the system stability. This is a significant advantage of voltage-mode droop over current-mode droop.
D. Comparison of Stability Boundary
A comparison of the control properties of current-mode and voltage-mode droop control is listed in Table III . Comparing the control schemes in Figs. 7 and 9, three control loops exist in current-mode system while only two cascaded loops exist in the voltage-mode system. The local control bandwidth (I dc control bandwidth for current-mode system/V dc bandwidth for voltagemode system) are limited by the nonminimum phase property (upper boundary) and source/load impedance interaction (lower boundary).
The limitations on stability imposed by the droop gain are summarized in Table IV . For current-mode droop control, the RHP zero in G D y C M imposes a tighter lower limit for the droop gain and restricts the system stability. In contrast, voltage-mode droop control can operate with a wider range of droop gain, even with zero droop gain, i.e., constant voltage control. However, for both droop approaches a larger droop gain will reduce the stability margin, introduce more voltage deviation and even cause nonoperability of the system due to the absence of a steady-state operating point. Furthermore, in the current-mode droop-controlled system, the droop gain will influence the dc voltage control dynamics, however, in the voltage-mode droopcontrolled system the dc voltage dynamics are not affected by the droop gain (see Section II-B).
The state-space models of VSCs under current-mode and voltage-mode droop control are developed as follows:
where x c and A c are the state and matrix of current-mode droopcontrolled system; x v and A v are the state and matrix of the voltage-mode droop-controlled system. X id , X iq , X I dci , X V dci are the states associated with the PI controllers for the dq-axes current controllers, dc current, and dc voltage, respectively. The explicit form of the state matrices can be found in the Appendix.
Based on these models, a comparison of eigenvalue contours of the current/voltage-mode droop-controlled systems is shown in Fig. 20 . It can be seen in Fig. 20(a) that some eigenvalues move toward the right half plane (RHP) with decreasing droop gain. In this case the current-mode system is unstable if the droop gain is smaller than 0.03. In contrast, it is shown in Fig. 20(b) that the voltage-mode droop-controlled system is stable even with zero droop gain.
The current-mode droop-controlled system will evolve to constant current control if the droop gain k approaches infinity. Alternatively, under the zero droop gain, the voltage-mode droop control effectively becomes constant voltage control. Thus, the developed state-space model can be also applied to the constant current-/voltage-controlled system.
Depending on the practical application, the required droop method can be chosen appropriately. If constant nominal voltage control is not required, and the main control objective of the VSCs is to inject/absorb current/power, then current-mode droop control is preferred. In this case, the dc voltage will reduce according to the load and the reduction rate will be related to the droop slope. Nevertheless, the nominal voltage (270 V in this study) cannot be obtained when the system is loaded since the current-mode droop control approach is not feasible under zero droop gain. In contrast, if dc voltage needs to be tightly regulated, and the nominal voltage is required in full load conditions, then voltage-mode droop control is recommended.
IV. GENERALIZED MULTISOURCE MULTILOAD SYSTEM
In practical applications, a dc MG is composed of multiple sources and multiple loads; an example of this is shown in Fig. 2 . This section will extend the impedance analysis presented in Section III to the general case of multiple sources feeding a common bus with multiple loads. Stability assessment of parallel source operation, including the impact of the power-sharing ratio and the number of parallel modules, has been performed.
A. DC-Bus V-I Characteristic
Similar to the individual droop line in each parallel module, the V-I characteristic at the dc bus can be expressed as a function of a global equivalent droop gain
where
. . k n are the branch currents and droop gains for the parallel modules. V o represents the nominal voltage (270 V in this study) and V b is the bus voltage. Thus, the total load current can be expressed as
which can be reformatted as follows:
The global droop gain k t , which defines the slope of dc-bus V-I characteristic, can be expressed as where R i is the ith branch cable resistance and the droop coefficient is assumed to be much larger than the cable resistance (k i >> R i ). As shown in Fig. 21 
where n i represents the current sharing percentage of ith module.
B. Source/Load Impedance
Extending the derivation of Section III to a multiple source system, the overall source impedance can be derived as (35) shown at the bottom of the page.
In dc MGs, there can be a lot of power electronic interfaced loads with CPL behavior, as shown in Fig. 22(a) . From the viewpoint of impedance analysis, the parallel CPLs can be modelled as shown in Fig. 22(b) in a small signal manner and the total input load admittance of the cumulative CPL can then be equivalently represented, as shown in Fig. 22(c) . Therefore, the input impedance of CPL (Z CPL ) can be expressed as
where P CPLi is the power of ith CPL. Hence, similar to the model of a single CPL in (20) , total overall cumulative CPLs can still be represented as a negative impedance (−R CPLt ) in parallel with a current source (I CPLt )
C. Sensitivity Analysis
The Nyquist stability criterion has been widely accepted for stability analysis [14] . Fig. 23 shows the Nyquist plots of the minor loop gain for the current-mode droop-controlled system under a 6 kW CPL. Since each individual droop gain is set to 1, the global droop gain k t decreases with an increasing number of parallel sources. As a consequence, the voltage across the main bus increases and the magnitude of the load impedance is reduced (helpful for improving stability). It can also be seen from Fig. 23(a) that the Nyquist diagram of the single source system encircles the critical point (−1, j0) and the Nyquist contour dramatically moves further toward the RHP with an increasing number of parallel sources, which indicates that a higher stability margin is achieved by increasing the number of parallel modules. Fig. 23(b) shows the Nyquist plots of the minor loop gain for various current-mode droop-controlled systems with identical global droop gain. It can be observed that the Nyquist contour moves toward right with increasing the number of parallel sources, which reveals that system stability could be still improved.
For a 6 kW CPL, the Nyquist diagrams of the minor loop gain for a voltage-mode droop-controlled system are shown in Fig. 24 . An overview of the Nyquist contours is shown in Fig.  24(a) and it can be clearly seen from the zoomed version in , j0) , while the systems with more parallel sources do not encircle the critical point. This indicates that the stability is improved by increasing the number of modules with the same individual droop gain. In addition, Fig. 25(b) shows that under parallel operation, with the same global droop gain, the system shows a larger stability margin.
To summarize, the global droop gain is an important factor when evaluating the stability of a multiple source system which feeds a single bus. With an increased number of parallel modules, the global droop gain reduces, and as a consequence, the stability margin is improved for both current-mode and voltagemode droop controllers. For both modes, paralleling sources while maintaining identical global droop gain shows a higher stability margin than the single source system.
V. EXPERIMENTAL VERIFICATION
The schematic of the experimental system is shown in Fig. 26 . A test rig was used to validate the analytical findings based on three active front-end converters (SEMIKRON's IGBTS Power Stack-SEMIKUBE: SKM400GB12E4) with a programmable ac source (CHROMA QuadTech 31120) providing the ac inputs. The system was isolated by three step-down transformers to avoid circulating currents between parallel modules. Control algorithms and signal conditioning are implemented in custom DSP/FPGA boards. The load is represented by a buck converter which is tightly controlled as a CPL, as illustrated in Fig. 27 . The experimental setup is shown in Fig. 28 , and the parameters of the experimental system are listed in Table V . 
A. Current-Mode Droop Control-Single Source
In this section, current-mode droop control is employed and the effect of both the local dc current control bandwidth and the droop gain are validated experimentally. First, the current-mode droop control (see Fig. 4 ) is tested with a single converter feeding the CPL and the droop gain k 1 is set to 2. The bus voltage and current behavior while increasing the power of the CPL are shown in Fig. 29 . Fig. 29(a) shows the system response to increasing the power of the CPL with a 5 Hz local I dc control bandwidth. This demonstrates the system is stable until a 3 Hz oscillation appears at 3 kW, confirming the analysis in Fig. 14 . This experimentally verifies that high power CPLs deteriorate the system stability and demonstrates the impact of the low frequency resonance peak under low bandwidth control. Fig. 29(b) shows that the system can be stabilized by increasing the control bandwidth (in this case to 50 Hz) while also improving the dynamic response. Fig. 30 shows the effect of the I dc control bandwidth on stability when the system has a 3 kW CPL. It can be seen that increasing the I dc control bandwidth results in attenuation of the low-frequency oscillation in bus voltage. These results match the analytically predicted effect of the control bandwidth on stability, which is discussed in Section III-B. Fig. 31 shows the impact of reduced droop gain. Due to the nonminimum phase property of the system, oscillation and eventual instability can be observed when k 1 becomes equal to 0.03. The result matches the stability prediction regarding the effect of droop gain in Section III-C and D, as previously discussed, it is the RHP zero which poses a challenge to system stability under small droop gain. 32 shows the impact of current-mode droop control on the bus voltage control dynamics when the system is subjected to a load power step from 2 kW to 3 kW. In terms of the transient response, it can be seen in Fig. 32(a) that the transient time is 0.32 s for a droop gain k equal to 2, while the bus voltage reaches steady state much faster (0.2 s) if the droop gain is set to 1. This experimentally verifies that that the droop gain will affect the voltage loop bandwidth when utilizing the currentmode approach and confirms the discussion in Section III-B and C.
B. Voltage-Mode Droop Control-Single Source
The voltage-mode droop control strategy (shown in Fig. 5 ) has also been tested with a single converter to observe the effect of the V dc control bandwidth, and the droop gain, on the system stability. Due to the RHP zero, the V dc control bandwidth needs to be limited for stable operation. Fig. 33 shows the experimental results with different V dc control bandwidths. It can be seen that with a 10 Hz control bandwidth the system is stable over a CPL power ranging from 0 to 3 kW while with a 100 Hz control bandwidth the system shows significant oscillation when the load is around 3 kW. This result supports the instability discussion in Section III-B.
Since the droop gain belongs to a feedforward path within the voltage-mode droop control scheme, the system stability will not be degraded by small droop gains. It can be seen from stability improvement under small droop gains in comparison with current-mode droop control (see Fig. 31 ). Again, this result is in accordance with the theoretical discussions in Section III-C and D.
As a counterpart of Fig. 32, Fig. 35 shows the impact of voltage-mode droop control on the bus voltage dynamics when the system is subjected to a load power step from 2 to 3 kW. The steady-state bus voltage is identical in both Figs. 32 and 35; 251 V under 2 kW load and 260 V under 3 kW load. However, unlike the current-mode approach, for the voltagemode droop-controlled system the transient time is very similar under different droop gains, supporting the analysis of dc voltage control dynamics presented in Section II-B.
C. Parallel Operation
Parallel operation of multiple sources with identical global droop gain has also been tested to validate the expected stability improvements. The experimental results are shown in Fig. 36 . It can be seen in Fig. 36(a) that under single-source operation the system becomes unstable under a CPL of 6 kW. However, with the same global droop gain, stable operations of a twin source system and three source system are achieved, as shown in Fig.  36(b) and (c). The experimental results verify the discussion of system stability under parallel operation in Section IV-C [see Fig. 23(b) ] and confirm that using the current-mode droop control approach, parallel operation with identical global droop gain can improve the system stability.
The effect of parallel operation with the same individual droop gain (k i = 1) has been also tested and the results are shown in Fig. 37 . As discussed in Section IV-C, the global droop gain reduces as the numbers of parallel modules with the same individual droop constant increases. The overall source impedance reduces and consequently, stability is improved by parallel operation. In Fig. 37 , at t = 0 s, the load is set at 3 kW and only Conv 1 is operating. The instability point is predicted at 6 kW CPL [see Fig. 36(a) ]. At t = 1.1 s, Conv 2 is connected and begins to operate in parallel with Conv 1. As a result, the global droop gain reduces and the bus voltage increases. It can be seen that the twin source system is stable until the CPL reaches 7 kW. Again, this demonstrates that compared with singlesource operation, parallel operation with the same individual droop gains significantly improves the system stability [consistent with Fig. 23(a) ]. 
VI. CONCLUSION
In this paper, current-mode (using the I-V characteristic) and voltage-mode (using the V-I characteristic) droop control schemes in VSC-based dc MGs were compared in terms of power sharing and stability. The equivalent source and load impedance have been derived and stability assessment of a generalized multisource multiload dc MG system has been carried out to explore the impact of parallel operation. The theoretical analysis was supported by experimental results from a 7 kW lab prototype. The main findings of the paper can be highlighted as follows:
1) Current-mode droop control uses a dc current controller to regulate the injected current from each terminal based on the voltage measurements. Among the current-mode droop control schemes, GVF shows better power-sharing performance but additional sensors or communication lines are needed which compromises the modularity and reliability of droop control. LVF and GVF methods display similar stability performance when taking the converter dynamics into account. 2) When utilizing current-mode droop control, increased dc current control bandwidth is helpful for stability enhancement of the system since it avoids the source/load impedance interactions. However, the upper boundary of dc current control bandwidth is limited by the RHP zero. For the current-mode droop-controlled system, the dc voltage dynamics are affected by the dc current control bandwidth and the droop gain. It has been demonstrated that increasing the droop gain will reduce the voltage loop bandwidth. 3) In contrast to the current-mode approach, voltage-mode droop control regulates the terminal voltage based on current measurements. The RHP zero causes high gain instability within the V d c controller, i.e., the system will easily go unstable when the V d c controller has a high gain. When utilizing voltage-mode droop control, the voltage loop bandwidth is mainly determined by the voltage controller rather than the droop gain.
4) Assuming the existence of a steady-state operating point, and the absence of source/load impedance interactions, an upper boundary for the droop gain can be defined in both techniques. Under current-mode droop control, a lower boundary is imposed due to the RHP zero, while voltagemode droop control is feasible for wider droop gain settings even under zero droop gain (constant dc voltage control). 5) Global droop gain, a crucial factor to show the main bus V-I characteristic, was proposed in this paper to compare and analyze the stability of multisource multiload system. It has been shown both analytically and experimentally that parallel operation improves the system stability for both droop strategies.
APPENDIX
The state matrix of the current-mode droop-controlled system A c discussed in Section III-D is shown as follows:
The matrix elements are shown below where K Vdcp and K Vdci are the proportional and integral gain of dc current controller.
